CLAIMS:

1. A method of forming an insulative material along a conductive structure, comprising:

providing a conductive structure over a substrate;

forming an electrically insulative material along at least a portion of the conductive structure, the electrically insulative material comprising at least one of $Si_xO_yN_z$ and Al_pO_q , wherein p, q, x, y and z are greater than 0 and less than 10;

forming a dopant barrier layer over the electrically insulative material; and

forming a doped oxide material over the dopant barrier layer, the dopant barrier layer preventing dopant migration from the doped oxide material to the electrically insulative material.

- 2. The method of claim 1 wherein the electrically insulative material is formed to a thickness of at least about 50Å.
- 3. The method of claim 1 wherein the electrically insulative material consists essentially of the $Si_xO_yN_y$.

1	4. The method of claim 1 wherein the electrically insulative
2	material consists essentially of the $\mathrm{Si}_{x}\mathrm{O}_{y}\mathrm{N}_{z}$ and is against the conductive
3	structure.
4	
5	5. The method of claim 1 wherein the electrically insulative
6	material consists essentially of the $\mathrm{Al_pO_q}$.
7	
8	6. The method of claim 1 wherein the electrically insulative
9	material consists essentially of the Al _p O _q and is against the conductive
10	structure.
11	
12	7. The method of claim 1 wherein the forming the dopant
13	barrier layer comprises chemical vapor depositing silicon oxide from a
14	TEOS precursor.
15	
16	8. The method of claim 1 wherein the doped oxide material
17	comprises BPSG.
18	
19	J.
20	
21	
22	
23	·



3

4

5

6

7

8

9

10

11

12

13

14

15

A method of forming a transistor structure, comprising: 9.

forming a transistor gate over a substrate, the transistor gate comprising a sidewall which comprises electrically conductive material;

forming an electrically insulative material along the electrically conductive material of the transistor gate sidewall; the electrically insulative material comprising at least two separate layers; the at least two layers having different chemical compositions from one another; a first of the at least two layers comprising at least one of Si,O,N, or Al_pO_a, wherein p, q, x, y and z are greater than 0 and less than 10; a second of the at least two layers consisting essentially of silicon and nitrogen; and

anisotropically etching the electrically insulative material to form a spacer along the transistor gate sidewall; the anisotropically etching comprising etching both of the first and second of the at least two layers.

16

17

18

10. The method of claim 9 further comprising implanting a dopant into the substrate and utilizing the spacer to align the dopant during the implant.

20

19

21

22

23

	1	11. The method of claim 9 wherein the first of the at least two
	2	layers is between the second of the at least two layers and the transistor
	3	gate sidewall.
	4	
<u>-</u>	5	12. The method of claim 9 wherein the first of the at least two
	6	layers consists essentially of the Si _x O _y N _z and is between the second of
	7	the at least two layers and the transistor gate sidewall.
	8	
	9	13. The method of claim 9 wherein the first of the at least two
	W2	layers consists essentially of the Al _p O _q and is between the second of the
		at least two layers and the transistor gate sidewall.
Į.	12	
ru a m	13	
W M	14	
	14 15	
3 3 0 0 0	15	
w wo do	15 16	
w wood	15 16 17	
w wo o	15 16 17 18	
	15 16 17 18 19	
# # C C C	15 16 17 18	

23

4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20

21

22

23

1

2

3

14.	Α	method	of	forming	a	transistor	structure,	comprising

١

forming a transistor gate over a substrate, the transistor gate comprising a sidewall which comprises electrically conductive material;

forming source/drain regions within the substrate and proximate the transistor gate;

forming an electrically insulative material along the electrically conductive material of the transistor gate sidewall, the electrically insulative material comprising at least one of $\mathrm{Si}_{x}\mathrm{O}_{y}\mathrm{N}_{z}$ and $\mathrm{Al}_{p}\mathrm{O}_{q}$, wherein p, q, x, y and z are greater than 0 and less than 10;

chemical vapor depositing silicon oxide over the transistor gate and electrically conductive material utilizing a TEOS precursor; and

forming BPSG over the silicon oxide, the BPSG being spaced from the electrically insulative material of the spacer by the silicon oxide.

- 15. The method of claim 14 wherein the electrically insulative material is formed to extend across a top of the transistor gate.
- 16. The method of claim 14 wherein the electrically insulative material consists of Al_2O_3 .
- 17. The method of claim 14 wherein the electrically insulative material consists of aluminum and oxygen.

1	18. The method of claim 14 wherein the electrically insulative
2	material consists of silicon, nitrogen and oxygen.
3	
4	19. A method of forming a transistor structure, comprising:
5	forming a transistor gate over a substrate, the transistor gate
6	comprising a sidewall which comprises electrically conductive material;
7	forming an electrically insulative material along the electrically
8	conductive material of the transistor gate sidewall, the electrically
9	insulative material comprising at least one of $Si_xO_yN_z$ and Al_pO_q , wherein
10	p, q, x, y and z are greater than 0 and less than 10;
11	anisotropically etching the electrically insulative material to form
12	a spacer along the transistor gate sidewall;
13	implanting a dopant into the substrate and utilizing the spacer to
14	align the dopant during the implant;
15	chemical vapor depositing silicon oxide over the transistor gate and
16	spacer utilizing TEOS as a precursor of the silicon oxide; and
17	forming BPSG over the silicon oxide, the BPSG being spaced from
18	the electrically insulative material of the spacer by the silicon oxide.
19	1
20	
21	
22	
23	

DOCEAL REGEO

20. The method of claim 19 wherein the electrically insulative material comprises to different layers that are against one another, one of the layers consisting of silicon nitride, and the other of the two layers consisting of either the $Si_xO_iN_z$ or the Al_pO_q .

- 21. \ A transistor structure, comprising:
- a semiconductive substrate;
- a transistor gate over the substrate, the transistor gate having a sidewall which comprises electrically conductive material;

source/drain regions within the substrate and proximate the transistor gate;

an electrically insulative material along the electrically conductive material of the sidewall, the electrically insulative material comprising at least one of $Si_xO_yN_z$ and Al_yO_q , wherein p, q, x, y and z are greater than 0 and less than 10;

- a layer consisting of silicon dioxide over the transistor gate, electrically insulative material, and substrate; and
 - a layer of BPSG over the layer consisting of silicon dioxide.
- 22. The structure of claim 21 wherein the electrically insulative material extends across a top of the transistor gate.

3	
4	24. The structure of claim 21 wherein the electrically insulative
5	material does not extend across a top of the source/drain regions.
6	
7	25. The structure of claim 21 wherein the electrically insulative
8	material consists of aluminum and oxygen.
9	
10	26. The structure of claim 21 wherein the electrically insulative
11	material consists of Al ₂ O ₃ .
12	
13	27. The structure of claim 21 wherein the electrically insulative
14	material consists of silicon, nitrogen and oxygen.
15	
16	28. The structure of claim 21 wherein the electrically insulative
17	material comprises a layer of silicon nitride against a layer of the
18	Si _x O _y N _z .
19	
20	29. The structure of claim 21 wherein the electrically insulative
21	material comprises a layer of silicon nitride against a layer of the Al _p O _q .
22	
23	

7	7
۷,	4

The structure of claim 21 wherein the electrically insulative

material does not extend across a top of the transistor gate.

23.

1

1	30. A transistor structure, comprising:
2	a substrate;
3	a transistor gate over the substrate, the transistor gate having a
4	sidewall which comprises electrically conductive material;
. 5	source/drain regions within the substrate and proximate the
б	transistor gate;
7	an electrically insulative pillar along the electrically conductive
8	material of the sidewall, the pillar comprising a first material against a
9	second material, one of the first and second materials comprising at least
10	one of $Si_xO_yN_z$ and Al_pO_q , wherein p, q, x, y and z are greater than 0
11	and less than 10;
12	a layer consisting of silicon dioxide over the transistor gate, pillar
13	and substrate; and
14	a layer of BPSG over the layer consisting of silicon dioxide.
15	
16	31. The structure of claim 30 wherein the first material is silicon
17	nitride and the second material is silicon oxynitride.
18	2
19	pad 3
20	Section 1997
. 21	V
22	
23	